

Continuous-Time **DS** Modulators for RF Applications

April 14 2005

Joe Jensen Todd Kaplan HRL Laboratories, LLC



ADCs in Digital Receivers: Towards the "Software Radio"

Conventional Receiver



ADC

Digital

I/Q and Video Filter

Dec. Filter

DATA

-1/0

Trend - Eliminate Downconversion

Advantages:

- Digital robustness
- frequency agility
- Lower I/Q Images
- Better Channel Match
- Flexibility with communication standards
- More Deg of Freedom

Challenges:

- ADC needs enormous dynamic range
- Enormous data reduction needed in DSP

Joe Jensen (310) 317-5250 jfjensen@hrl.com 2

© 2005 HRL Laboratories, LLC. All Rights Reserved

Tuneable

ΒP



Issues in Moving ADC forward in Signal Path in Digital Receivers

- High ADC sample rates required
 - High input bandwidth and fast settling needed for sub-sampling approaches
 - Direct sampling requires higher sample rate than the IF or RF being sampled
- High ADC dynamic range required
 - Interfering signals in digital receiver are blocked after the ADC
 - Additional ADC dynamic range is need to replace blocking filters and AGC functions
- ADC limitations
 - Increasing the sample rate of ADCs decreases the ADC dynamic range
 - Digital receiver requirements stress ADC fundamental limits



Joe Jensen (310) 317-5250 jfjensen@hrl.com 3 slide #3





HRL



Bandpass **DS** Noise Shaping for Digital Receiver Applications



HRL Principle of bandpass DS modulation



- A/D converter is put inside a feedback loop
- Quantizer error is reduced by the gain of the feedback loop

Advantages: Unmatched resolution for high-IF digitization

Disadvantages: The DAC and input resonator still require full dynamic range of final desired output



- Clock rate
 - SC DT DSM maximum clock rate is limited by op amp bandwidth
 - maximum clock rate ~ $f_T/100$
 - **CT DSM** relax the restriction on op amp bandwidth
 - maximum clock rate ~ $f_T/20$
- Switching Transients
 - SC DT **DSM** have larger switching transients than CT **DSM**
- Aliasing
 - SC DT DSM require separate filter at their inputs to attenuate aliases sufficiently
 - CT DSM have free anti-aliasing
 - antialiasing is an inherent property of the mathematics of CT DSM

Design Approach for Continuous Time Modulators

Available Devices in High Speed Bipolar Technology

- NPN transistors
- Resistors: Thin Film 50W/sq, Base Epi 800 W/sq
- Capacitors: Metal-Insulator-Metal

Consequences

- Low OpAmp Voltage Gain (typ < 100)
- No Simple Positive Current Sources or Active Loads
- No Switched Capacitors

Design Approach

- Continuous Time Integrators
- Transimpedance Amplifiers
- Fully Differential Circuitry to Minimize Noise Coupling
- Current-Mode Logic Minimizes Switching Noise



1st Order Low Pass DS Modulator



Basic Approach: High impedance current drive in a feedback integrator

- Tolerant of low amplifier gain
- Low voltage swing at input to integrating capacitors minimizes integrator leakage
- Allows current-summing for dac summing node
- Requires positive bias current source

Input transconductance cell outside feedback loop-determines overall circuit linearity



Transconductance Cell Saturation Characteristic

Converts differential input voltage to a differential current signal Over all ADC linearity and distortion determined by the performance of this circuit







Integrator Design



- Differential amplifier with gain, A and feedback capacitors, C
- Low frequency gain determines the noise floor of DS modulator near DC
- Low frequency gain limited by ARC, where R is the effective resistance as seen at the current summing node







Positive current source needs to supply the current for the Gm cell and DAC The effective resistance of the positive current source determines the overall transimpedance gain (ARC)









Asymmetric Rise and Fall Times Produce a Signal Dependent Distortion



- Ideal DAC waveform: average value of alternating sequence is zero
- Equal nonzero rise and fall times: average value of an alternating sequence is zero
- Asymmetric rise and fall times: alternating single pulses dc value not equal to zero
- Asymmetric rise and fall: alternating pairs of pules has dc value different from alternating single pules



Symmetric Rise and Fall Times





- Symmetric finite rise and fall times do not effect the integrated area of the pulse train
- Balanced differential signals are inherently symmetric even if the individual components are asymmetric



InP HBT 2nd Order DS Modulator





STOP 1500

Die Photo

2nd Order DS Modulator 2.0 mm x 1.5 mm Die Size **250 HBTs** 9525-01-014



slide #17

STAR

RES BW 3 MHz

VBW 1 MHz

DS Output Spectrum (0 to 1.5 GHz)



Conversion of Low Pass DS Modulator to Bandpass DS Modulator

Low Pass

Bandpass



18 slide #18

Resonator Sensitivity to Interconnect Delay - Q-Tuning Circuit



HRL 4th Order Bandpass **DS** Modulator **Continuous Time Architecture**



Q-tuning eliminates need for positive current sourceQ feedback cancels finite impedance of pull up resistors



Advantages of Feedforward Architecture

- Only one feedback DAC is required to be fed to the noiseshaping loop
- Less harmonic distortion ??? Better IMD
- Less sensitive to circuit imperfection
- Can handle more input signal power
 - Better saturation recovery response





* Published JSSC Oct. 2004

Conventional Analog I/Q Receiver



Tuning Range 140-210 MHz



Passive versus Active Gm-C Resonators



Advantages

- Small size for lower frequencies
- Electronically Tunable

Disadvantages

- Higher noise figure
- Low Linearity
- Higher Power Dissipation
- Frequency range limited to $< f_T/20$



- Advantages
 - Lower Noise Figure
 - High Linearity
 - Higher Frequency Operation
 - Lower Power
- Disadvantages
 - Harder to electronically tune
 - Large size for low frequencies < 500 MHz



Multi-bit **DS** Modulators



Advantages

- High resolution over wider bandwidth
- Increased stability for high order **DS** modulators
- Reduced sensitivity to DAC timing errors

Disadvantage

- Resolution limited by multi-bit DACs element mismatch and linearity



InP HBT 1st IF Bandpass **DS** 4th Order, 3-Bit, 4GSPS, 1.4GHz IF Sampling

* Published CICC 2003







Resonators and G_m-cells Biases DACs Latches

Q-tuned internal LC resonators (Q ~= 10) No mismatch shaper









- Moves DAC mismatch errors away from signal
- Eliminates spurs caused by DAC mismatches
- Enables high resolution signal generation using a multi-bit DAC



HRL

3-bit, 2 GS/s **DS** DAC with Tunable Mismatch Shaper



10-20 dB improvement in SNR and IMD from mismatch shaping SNR > 68 dB/1 MHz BW from 250-750 MHz IF IMD <-80 dBc from 250-750 MHz IF





- Bandpass **DS** modulation is an ideal ADC architecture for digital receivers
 - Elimination of downconversion stages and analog
 IF filters
 - Improved I and Q matching
 - Improved performance with digital modulaton schemes
 - Improved flexibility with communication standards
 - Reduction of size, weight, power, and cost for multimode receivers